Congratulations to Jeffrey Low for coming in 1st place overall in the ECE FYP / Capstone e-Poster Competition! His project poster is titled “Neural Network Accelerator with Parameterized Artifacts on FPGA” and was jointly supervised by Dr Kelvin Fong Xuanyao from NUS ECE, and Dr Han Tao from the Defense Science Organization (DSO), Singapore.
Leave a Reply